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Abstract — The high frequency performances including
microwave noise parameters for sub-quarter micron fully-
(FD) and partially-depleted (PD) silicon-on-insulator (SOI)
n-MOSFETs are described and compared. Direct extraction
techniques based on the physical meaning of each small-signal
and noise model element are used to extract the microwave
characteristics of various FD and PD SOI n-MOSFETs with
different channel lengths and widths. TiSi2 silicidation pro-
cess has been demonstrated very efficient to reduce the sheet
and contact resistances of gate, source and drain transistor re-
gions. 0.25 µm FD SOI n-MOSFETs with a total gate width
of 100 µm present a state-of-the-art minimum noise figure
of 0.8 dB and high associated gain of 13 dB at 6 GHz for
Vds = 0.75 V and Pdc < 3 mW. A maximum extrapolated
oscillation frequency of about 70 GHz has been obtained at
Vds = 1 V and Jds = 100 mA/mm. This new generation of MOS-
FETs presents very good analogical and digital high speed per-
formances with a low power consumption which make them
extremely attractive for high frequency portable applications
such as the wireless communications.
Keywords — microelectronics, microwave devices, SOI MOS-
FET.
1. Introduction
The boom of mobile communications leads an increasing
request of low cost and low power mixed mode integrated
circuits. Maturity of silicon-based technology and recent
progresses of MOSFET’s microwave performances, explain
the silicon success as compared to III–V technologies [1–4].
Silicon-on-insulator-based MOSFETs are very promising
devices for multigigahertz applications. Especially low mi-
crowave noise at low drain voltage bias condition is one
of very interesting high frequency characteristics of such
devices. Moreover, due to the reduction of channel length
dimension and the improvement of electrode processes (sili-
cidation or metal T-gate processes), very low noise inte-
grated circuits operating beyond 10 GHz and more are re-
alizable. The main goal of this paper is to present state-
of-the-art high frequency performances of sub-quarter mi-
cron gate length FD and PD SOI MOSFETs fabricated with
a CMOS-compatible process on low-resistivity (20 Ωcm)
SIMOX wafers.
Accurate knowledge of MOSFET noise parameters is re-
quired in performing realistic and reliable design of low
noise amplifier (LNA), key element of high sensitive mi-
crowave receiver. In the present paper, we intend to ac-
curately determine noise parameters of MOSFETs and to
evaluate their dependence with the fabrication technology
(fully versus partially depleted transistors).
In Section 2, bulk and SOI MOSFET’s technologies are
briefly described and compared. Details about the LETI
SOI MOSFET’s fabrication process are given in Section 3.
Characterization techniques for the small-signal and high
frequency noise model extractions are briefly described in
Section 4. The measurement results of high frequency
gains and noise parameters are presented in Sections 5
and 6, respectively.
2. MOSFET’s technologies
The competing device technologies for the emerging mass-
market applications are bipolar, CMOS, and mixed bipolar-
MOS (BiCMOS). Bulk-silicon and silicon-on-insulator op-
tions are available for all three. Bipolar-only processes, and
SiGe bipolar in particular, are high-performance technolo-
gies which are probably shooting too high with respect
to the needs of the mobile communication market in the
near future [5]. Bipolar-only processes target high-speed
applications and are in particular not well suited for the
implementation of the low-power digital base-band part of
portable communication terminals. CMOS and BiCMOS
are thus the best candidates for the single chip integration
of mobile communication transceivers. High performance
sub-micrometer-channel MOSFETs are capable of analogue
operation at microwave frequencies [5]. The record transi-
tion frequencies of 150 GHz recently attained with exper-
imental nanometer MOSFETs show that present-day MOS
technology still has potential for improvement [6]. Using
a SOI substrate, circuit speed can be substantially improved,
but the ultimate advantage of SOI CMOS circuits is to be
expected in low-power applications when using thin-film,
FD SOI MOSFETs [7].
2.1. Bulk MOSFET
Characteristic of bulk technologies is that the transistors
are fabricated directly on monocristalline silicon wafers and
are thus all in contact with the substrate material. Bulk has
been the main-stream technology for years, but SOI has
now evolved into a mature contender [8]. A specific ad-
vantage of bulk technology is that the substrate acts as an
efficient heat-sink, thanks to the high thermal conductiv-
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ity of silicon. Bulk technology is however confronted with
isolation problems. Bulk MOS transistors suffer from high
parasitic capacitances – diffusion capacitances, body effect
– and require special techniques for sub-micrometer scaling.
Figure 1 shows the cross-section of a high-performance
Fig. 1. Cross-section of a short-channel bulk-silicon MOSFET.
bulk MOSFET. The standard isolation technique in bulk
technology is the use of reverse-biased junctions. This
technique is only efficient at low frequencies and at moder-
ate operating temperatures. Indeed, high-frequency signals
may easily cross reverse-biased junctions because of the
finite capacitance, while leakage currents increase rapidly
with temperature up to a point where reverse biased junc-
tions have little blocking effect. Junction isolation may
even fail catastrophically when neighboring p- and n-wells
combine to form a thyristor-like structure which can be trig-
gered by a transient injecting a sufficient amount of current
in any of the wells. These issues can be partly resolved
by increasing the inter-well spacing, at the cost of a lower
integration density, or by using advanced techniques such
as trench isolation.
At low frequencies, when the substrate is essentially con-
ductive, bulk MOSFETs are loaded by large capacitances
due to the depletion region associated with the source and
drain diffusions as well as with the inversion channel. The
lower limit of the depletion region is represented in Fig. 1
by the dashed line. The presence of a large depletion region
underneath the gate reduces the effective control of the gate
on the channel. The off-state performance of bulk MOS-
FETs is also affected, as the gate voltage must be driven
lower below threshold to restrain the leakage current be-
low a specified level. Bulk MOSFETs must therefore be
designed with higher threshold voltages.
The large depletion zones associated with the source and
drain diffusions of bulk MOSFETs are also an obstacle
to the sub-micrometer scaling of the channel length. In-
deed, the finite width of these depletion zones set a lower
bound on the channel length. Below this limit, the source
and drain depletion zones overlap, creating a region where
a strong electric field can sweep electrons directly from
source to drain independently of the gate voltage. Even, at
channel lengths above this punch-through limit, the source
and drain depletion zones have a detrimental impact on
scaling, as they contribute to lower the threshold voltage
[7]. Present-day sub-micrometer MOSFET technologies
compensate the punch-through and threshold voltage roll-
off effects using special pocket implants, which are de-
signed to locally divert the electric field [9]. These pockets
must be very precisely located at the lower tip of the dif-
fusions. To achieve the proper doping profile, a tilted im-
plantation technique is used where the wafer is tilted at an
angle with respect to the ion-beam. Four of these implants
are required to provide pockets at the drain and source of
MOSFETs aligned in two orthogonal directions. Specific
masks are also required to select the implantation regions.
2.2. Partially depleted SOI MOSFET
Silicon-on-insulator technology can be used to enhance the
performances of bulk MOSFETs, particularly speed and
packing density. The latter is increased on SOI essentially
thanks to the very efficient isolation of individual devices
by the field and buried oxides. This all-round isolation al-
leviates the need for diffused wells which require specific
contacts and careful spacing and are limiting the integra-
tion density in bulk technology. The buried oxide layer,
with its low dielectric constant, contributes to significantly
reduce the parasitic capacitances loading the source and
drain diffusions, allowing SOI designs to book speed gains
with respect to their bulk counter-parts [8, 10].
The partially depleted device shown in Fig. 2 is a rather
conservative SOI MOSFET design: it is merely a bulk
MOSFET transposed onto a SOI substrate. In particular,
Fig. 2. Cross-section of a short-channel partially-depleted SOI
MOSFET.
the existence of a quasi-neutral region below the depletion
zone associated with the transistor ensures that the body
effect in the partially depleted SOI MOSFET is identical to
that of the bulk MOSFET, so that the SOI device shows no
improvement in the subthreshold characteristics [7] which
are essential for low-voltage applications.
2.3. Fully depleted SOI MOSFET
It has been shown in the last subsection that SOI technol-
ogy remedies elegantly to the isolation problems of con-
ventional bulk technologies and even contributes to cir-
cuit speed improvements. The use of fully depleted SOI
MOSFETs extends the advantages of SOI even further to
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easier down-scaling and nearly optimal low-voltage perfor-
mances. Fully depleted SOI devices are obtained by using
silicon film thicknesses thinner than the depth of the deple-
tion zone, typically below 100 nm. Figure 3 represents the
cross-section of a short-channel FD SOI MOSFET.
Fig. 3. Cross-section of a short-channel fully-depleted SOI MOS-
FET.
The very small body effect of fully depleted SOI MOSFETs
is the key to their outstanding low-voltage performances
and their good high-frequency performances. Interestingly,
the fabrication of these devices is less complicated than
that of bulk MOSFETs of comparable channel lengths, not-
withstanding their better performances. The comparison of
Figs. 1 and 3 shows indeed that the SOI MOSFET structure
is inherently simpler than that of the bulk device.
In FD SOI MOSFETs, the small thickness of the silicon
film strongly limits the extent of the depletion zones as-
sociated with source and drain, so that the risk of punch-
through and the threshold-voltage roll-off are strongly atten-
uated. This feature alleviates the need for complex pocket
implants, allowing to reach smaller channel lengths with
a simpler fabrication process, comparatively to bulk tech-
nology. Even other short-channel effects such as channel-
length modulation and drain-induced barrier lowering have
been shown to be less severe in fully depleted SOI MOS-
FETs.
3. Fabrication process
200 nm UNIBOND wafers with a 400 nm buried oxide
are used as the starting material. The silicon thickness is
thinned down to 100 nm and 30 nm by a recessed-channel
process, for partially- and fully-depleted SOI MOSFETs,
respectively. Gate oxide of 4.5 nm is grown after a LO-
COS isolation. A field implant is used to eliminate sidewall
leakage. A 200 nm thick polysilicon layer is deposited and
patterned by DUV lithography. A medium doped drain im-
plant is followed by formation of a 80 nm spacer oxide after
which the source-drain regions are implanted and activated
with a 950◦C/15 s RTA. A titanium silicide process is used
to reduce the sheet and contact resistances of gates and
the elevated 80 nm thick source-drain regions. After the
silicide process a gate sheet resistance of about 10 Ω/,
instead of 100 Ω/ for a classical doped polysilicon gate,
is obtained for a 0.25 µm gate channel length MOSFET.
The back-end processing includes a three level metal pro-
cess with tungsten plugs and planarization of intermetal
oxides by chemical and mechanical polishing (CMP).
Figures 4 and 5 represent, respectively, the cross-section
pictures of a PD and FD 0.25 µm SOI MOSFETs.
Fig. 4. Cross-section of a 0.25 µm PD SOI MOSFET (active
silicon film of 100 nm) with a TiSi2 silicidation process for the
gate, drain and source areas.
Fig. 5. Cross-section of a 0.25 µm FD SOI MOSFET (active
silicon thin-film of 30 nm) with a recessed-channel process.
4. High frequency characterization
techniques
The S-parameters were measured on-wafer up to 40 GHz
(HP8510 network analyzer) and the noise figures in the
1÷18 GHz frequency range (HP8971 noise measurement
set-up).
The direct extraction methods presented in [11] have
been applied to de-embed the transistors microwave per-
formances from the on-wafer S-parameters measurements.
This characterization procedure combines careful design of
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Fig. 6. Small-signal model including the input and output equivalent high frequency noise sources of a common-source SOI MOSFET.
probing and calibration structures, rigorous in situ calibra-
tion and a powerful direct extraction method. The extrac-
tion procedure is directly based on the physical meaning
of each small-signal model element (Fig. 6). Knowing the
qualitative small-signal behavior of each model parameter
versus bias conditions, the high frequency equivalent circuit
can be simplified for extraction purposes. Biasing MOS-
FETs under depletion, strong inversion and saturation con-
ditions, the microwave small-signal elements and certain
technological parameters can be extracted directly from the
measured S-parameters. These new extraction techniques
allow us to understand deeply the behavior of the sub-
quarter micron SOI MOSFETs in microwave domain and
to control their fabrication process. Moreover, due to the
physical meaning attributed to each model element through
the characterization process, the extracted equivalent circuit
is scalable. This last point is crucial for circuits simulation
and optimization purposes.
The four noise parameters are deduced from noise figures
(NF50), with a single 50 Ω generator impedance mea-
sured versus frequency [12] and the use of a two uncor-
related noise parameters model (ein and iout) represented
in Fig. 6. Indeed, it can be shown that NF50 (in li-
near), in the case of FET, is a linear function versus fre-
quency square in broadband. We can, then, obtain two
independent noise parameters from the slope and the ori-
gin intercept of this linear function. By addind a two-
uncorrelated noise sources model, all the FET’s noise pa-
rameters (NFmin, Rn, |Γopt | and arg(Γopt)) can be deduced.
This noise model presented in Fig. 6 is a Pospieszalski
based model applied to the extrinsic device. As shown
Fig. 6, two noise uncorrelated noise sources are used: an
input noise voltage source ein and an output noise current
source iout . From these noise sources, two equivalent noise
temperatures Tin and Tout are defined as follows:
Tin =
e2in
4kRe
( 1
Y E11
)
∆ f
, (1)
Tout =
i2out
4kRe
( 1
ZE22
)
∆ f
, (2)
ein i∗out = 0 , (3)
where k is the Bolzmann constant, ∆ f is the bandwidth
over which the noise is measured, Re
(
1/Y E11
)
is the input
Thevenin equivalent resistance while Re
(
1/ZE22
)
is the out-
put Norton equivalent conductance. It should be noted that
experimental results [13] and models [14] show that the
value of Tin is close to the ambient temperature and almost
independent of the drain current while Tout is strongly de-
pendent of the drain current and its value can be as high
as 1000÷2000 K due to the hot electrons effect. These
experimental and modeling studies have shown that the as-
sumption of uncorrelated noise sources remains valid for
drain current density less than 200/300 mA/mm. Using
this noise measurement technique, the uncertainty of the
extracted noise parameters depends both on the accuracy
of the noise figure measurement with a 50 Ω generator
impedance (about ±0.1 dB in the 2÷12 GHz frequency
range) and on the validity domain of the noise model. This
noise measurement technique has been compared [12] in
many cases with commonly used the „multi-impedance”
noise measurement method. This comparison has shown
a good agreement between the four noise parameters ob-
tained using our noise measurement method and commer-
cially available system (based on the „multi-impedance”
approach).
5. Small-signal high frequency
performances
Table 1 shows the extracted values for extrinsic and in-
trinsic lumped small-signal elements for FD and PD SOI
n-MOSFETs. These transistors have a gate channel length
of 0.35 µm and are composed of 12 gate fingers of 6.6 µm
connected in parallel, i.e. a total channel width of approx-
imately 80 µm. A TiSi2 silicidation process has been used
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Table 1
Extracted values of extrinsic and intrinsic elements for FD and PD SOI n-MOSFET with a channel length of 0.35 µm
and a total channel width of 80 µm at Vgs = Vds = 0.9 V
Cgsee Cgdee Cdsee Cgse Cgde Cdse Rse Rde Rge Cgsi Cgdi Gmi Gdsi τ Rgsi
[fF] [Ω] [fF] [mS] [ps] [Ω]
FD 5.77 5.77 10.4 14 16.5 6.5 4 13.7 5 90 12.5 22 1.1 0.75 7
PD 5.77 5.77 10.4 12.8 21.1 14 6.75 13.5 3.6 100 7 20 1.9 1 5
to reduce the gate, drain and source sheet resistivities and
contact resistances.
The parasitic capacitive couplings between metallic inter-
connection located outside the active zone of the transis-
tor (Cgsee,Cgdee and Cdsee) are assumed identical for both
types of SOI transistor (FD and PD). All of the extrinsic
capacitances and resistances present extracted values fairly
similar for both technologies, except for the extrinsic prox-
imity drain-to-source capacitance Cdse. The augmentation
of Cdse for the PD SOI MOSFET can be explain by the
increase of the effective area of that parasitic capacitance
due to the thicker active silicon film.
Better Gmi (10% more) and channel time delay τ (25%
less) are observed for FD SOI MOSFET compared to the
PD one. These improvements are explained by the better
control of the channel region by the gate contact in the case
of the FD structure. A reduction of the output conductance
by approximately 42% is measured for the FD SOI MOS-
FET. The decrease of the output conductance indicates the
reduction of the short channel effects with FD SOI MOS-
FETs.
The designers of RF circuits have defined some figures of
merit for microwave transistors. If devices be used for RF
applications, the aim has to be at maximizing the transit
frequency ( fT ) and maximum oscillation frequency ( fmax),
achieving a small minimum noise figure (NFmin) with a suf-
ficiently high associated gain (Gass), and reducing the 1/ f
noise.
Frequencies fmax and fT are defined respectively as the
cut-off frequency of unilateral gain (ULG) and the cut-off
frequency of the current gain (H21), i.e. fmax and fT are
the frequency points when, respectively, the ULG and H21
equal to 1 (i.e. 0 dB).
The maximum available gain (MAG) can be achieved for
a stable device when we have simultaneously a complex-
conjugate matched load and complex-conjugate matched
source. The unilateral gain is defined by Mason [15] as
the maximum available gain when a lossless feedback is
used to cancel the transmission of power from the output
to the input (S12) of the device. ULG is derived from the
S-parameters of the measured device as follows:
ULG =
1
2
∣∣∣S21S12 −1
∣∣∣2
k
∣∣∣S21S12
∣∣∣−Re(S21S12
) , (4)
where
k =
1−|S11|2−|S22|2+ |∆|2
2|S12S21|
with
∆ = S12S21−S11S22 ,
and k is the Rollett stability factor. The active device is
unconditionally stable if k > 1 and potentially unstable if
k < 1.
The current gain H21 is derived from the S-parameters of
the measured device by
∣∣∣H21∣∣∣= |i2||i1| =
∣∣∣∣∣ −2S21(1−S11)(1+S22)+S12S21
∣∣∣∣∣ . (5)
¿From the small-signal equivalent circuit presented in
Fig. 6, H21 and fT can be expressed by the following simple
equations: ∣∣∣H21∣∣∣= Gmiω(Cgs+Cgd) (6)
and then
fT =
Gmi
2pi(Cgs+Cgd)
, (7)
where Gmi,Cgs(= Cgsi +Cgse) and Cgd(= Cgdi +Cgde) are,
respectively, the intrinsic gate transconductance, the gate-
to-source and gate-to-drain capacitances.
Sze defines a very useful relationship between fmax and fT
in [16]:
fmax= fT
2
√
2pi fT Rge(Cgdi+Cgde)+Gdsi(Rge+Rse+Rgsi)
.
(8)
Approximate expressions (7) and (8) show that while fT can
simply be increased by scaling down the devices, fmax de-
pends strongly on the parasitics, as well as on Gmi and Gdsi
which are very sensitive to the drain current and thus Vgs.
Figure 7 presents the evolution of fmax and fT as a function
of the bias conditions (Vds = Vgs) for silicided and non-
silicided 12 x (6.6/0.35) µm2 SOI n-MOSFETs. fT and
fmax of, respectively, 26 and 56 GHz are reached at Vds =
= Vgs = 1 V for the silicided 0.35 µm SOI n-MOSFET.
These results render this type of devices suitable for low-
voltage, low-power RF applications.
Cut-off frequencies fT and fmax versus bias conditions cur-
ves reach a plateau above Vds = Vgs = 1.2 V. This satura-
tion characteristic can be explain by the saturation carrier
velocity. In fact, for high values of longitudinal electric
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Fig. 7. Cut-off frequencies fT and fmax as a function of supply
voltage (Vds = Vgs) for silicided (solid line) and non-silicided
(dashed line) 12 x (6.6/0.35) µm2 SOI n-MOSFETs.
field between the source and drain electrodes, the velocity
of the carriers in the thin inversion layer tends to saturate
due to important collisions between them. These effects
lead to an important degradation of the effective surface
mobility of carriers in the channel. It is easy to under-
stand that these effects are mainly observed in devices with
small channel lengths. The saturation velocity of carri-
ers in a MOSFET is reached for a longitudinal electric
field between the source and drain, called critical electric
field, of about 1 V/µm for electrons and about 3 V/µm
for holes [17]. These values are in accordance with the
measured characteristics presented in Fig. 7. We see that
the velocity saturation effect is a very important limiting
parameter in the design of small devices and thus partic-
ularly for microwave applications. Therefore, the study of
the velocity saturation effect on the small-signal microwave
performances of SOI MOSFETs is absolutely necessary to
establish accurate and physical models.
Figure 7 shows clearly also the great interest of the silicida-
tion process in order to improve the maximum oscillation
frequency by reducing the parasitic extrinsic resistances
Rge, Rde and Rse. After silicidation, the parasitic extrin-
sic gate resistance is approximately reduce by a factor 10
and fmax is triple.
Figure 8 presents the evolution of fT and fmax versus bias
conditions for silicided FD and PD 12 x (6.6/0.35) µm2 SOI
n-MOSFETs. The slight improvement of cut-off frequencies
obtained with FD SOI n-MOSFETs can be related to the im-
provement of the gate transconductance and the reduction
of the ouput conductance and channel time delay previously
mentionned in Table 1. The frequency band of the network
analyzer being limited up to 40 GHz, the cut-off frequencies
above that limit are determined by simple linear extrapola-
tion of the corresponding gains in logarithmic graphs. Due
to the measurements and extrapolations inaccuracies, an er-
ror of around 15% can be attributed to these extrapolated
cut-off frequencies. That inacurracy can explain the similar
Fig. 8. Cut-off frequencies fT and fmax as a function of supply
voltage (Vds = Vgs) for silicided FD (solid line) and PD (dashed
line) 12 x (6.6/0.35) µm2 SOI n-MOSFETs.
values of fmax obtained for FD and PD SOI n-MOSFETs
at higher bias conditions (Vds = Vgs > 0.7 V).
Figure 9 presents the evolution of fT and fmax versus
the channel length of various silicided SOI n-MOSFETs
having a total gate width (W) of 80 µm and biased at
Fig. 9. Cut-off frequencies fT and fmax versus channel gate
length for 0.35 µm FD (solid line) and PD (dashed line) SOI
n-MOSFETs at Vds = Vgs = 0.9 V.
Vds = Vgs = 0.9 V. The cut-off frequencies increase
with the reduction of the channel length. The dependence
in 1/L2 of fT is in accordance with the simplified expres-
sion Eq. (7). In fact, Gmi being proportional to W/L and
(Cgs+Cgd) to WL, fT is a function of 1/L2. fmax presents
also a dependence in 1/L2 for large channel lengths but this
increase rate decreases for L smaller than 0.5 µm because
of the Rge increase with the reduction of the channel length
(L) becomes dominant in Eq. (8).
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6. High frequency noise characteristics
Accurate knowledge of transistor noise parameters
(NFmin,Rn, |Γopt | and arg(Γopt)) is required in performing
realistic and reliable design of low noise amplifier (LNA),
key element of high sensitive microwave receiver.
The main objective of this section is to compare the high
frequency noise parameters for FD and PD SOI MOSFETs.
More details about the physical interpretations of the mea-
sured high frequency noise parameters, but also the general
interests and the limitations of SOI MOSFET technology
for the realization of ultra-low-noise circuits can be found
in [12].
Figure 10 represents the cut-off frequencies ( fT and fmax)
and the minimum noise figure (NFmin) for a 0.25 µm FD
SOI n-MOSFET with a current density of 100 mA/mm.
Fig. 10. Cut-off frequencies ( fT , fmax) and minimum
noise figure NFmin versus current density at Vds = 1 V for
a 12 × (6.6/0.25) µm2 FD SOI n-MOSFET.
A current gain cut-off frequency fT and an extrapo-
lated maximum oscillation frequency fmax of 40 GHz and
70 GHz, respectively, are reached at Vgs = Vds = 1 V for
a NFmin less than 1 dB.
Figure 11 shows the variation, at 6 GHz, of the NFmin and
Gass as a function of the drain current density (Vds = 1 V).
Fig. 11. Comparison between 12 x (6.6/0.25) µm2 FD and PD
SOI n-MOSFETs: evolution of NFmin and Gass as a function of
the drain current density at 6 GHz and Vds = 1 V.
For a drain current density close to 75 mA/mm, the NFmin
is 0.8 dB with Gass of 13 dB. This result is one of the best
reported in the literature. It shows that LNA could be de-
signed with a power consumption of less than 35 mW/mm.
Figure 12 presents the evolution, at 6 GHz, of the NFmin
and Gass as a function of the drain voltage for a constant
drain current density of 75 mA/mm.
Fig. 12. Comparison between FD and PD SOI n-MOSFETs:
evolution of NFmin and Gass as a function of the drain bias voltage
at 6 GHz; Jds = 75 mA/mm; 12 x (6.6/0.25) µm2.
Figure 13 shows the evolution of Γopt as a function of
the drain current density at 2 GHz and Vds = 1 V for
12 x (6.6/0.25) µm2 FD and PD SOI n-MOSFETs.
Fig. 13. Comparison between FD and PD SOI n-MOSFETs:
evolution of Γopt as a function of the drain current density at
2 GHz; Vds = 1 V; 12 x (6.6/0.25) µm2.
By considering the very low value of NFmin at 6 GHz and its
estimated measurement accuracy (±0.1 dB), the values and
evolutions of NFmin for both FD and PD SOI transistors are
similar. However, the extracted equivalent noise resistance
Rn, which measures the sensitivity of the noise figure to
change in the generator impedance, is slightly higher for
PD SOI MOSFET (Fig. 14). More the value of Rn is low,
more the minimum noise condition is easy to obtain in the
case of LNA’s design. As compared with a 0.6 µm channel
length device [12], the value of Rn in Fig. 14 is three times
lower.
Figure 15 represents the state-of-the-art results for different
kinds of MOSFETs technologies. Low noise microwave
performances of FD SOI MOSFETs appear to be ones of
the best results reported in the literature.
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Fig. 14. Comparison between 12 x (6.6/0.25) µm2 FD and
PD SOI n-MOSFETs: evolution of Rn as a function of the drain
current density at 6 GHz and Vds = 1 V.
Fig. 15. State-of-the-art high frequency NFmin and Gass for dif-
ferent published results of MOSFET technologies. Black dot cor-
responds to this work.
7. Conclusion
The microwave small-signal characteristics and the high
frequency noise parameters for fully- and partially-depleted
sub-quarter micron silicon-on-insulator MOSFETs are re-
ported and compared. Slight improvements of nearly all
small-signal and high frequency noise parameters are ob-
tained with FD technology. Excellent microwave perfor-
mances including high frequency noise have been obtained
for 0.25 µm gate channel length FD SOI MOSFETs: a max-
imum extrapolated oscillation frequency ( fmax) of 70 GHz
and the state-of-the-art minimum noise figure (NFmin) of
0.8 dB with high available associated gain (Gass) of 13 dB
at 6 GHz, Vds = 0.75 V, Pdc < 3 mW, have been mea-
sured.
These results render this type of devices suitable for low-
voltage, low-power RF communication applications.
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